Abstract| We present methods for the construction of small Ordered Kronecker Functional Decision Diagrams (OKFDDs). OKFDDs are a generalization of Ordered Binary Decision Diagrams (OBDDs) and Ordered Functional Decision Diagrams (OFDDs) as well. Starting with an upper bound for the size of an OKFDD representing a tree-like circuit we develope di erent heuristics to nd good variable orderings and decomposition types for OKFDDs representing twolevel and multi-level circuits, respectively. Experimental results are presented to show the e ciency of our approaches.
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I. Introduction
Decision Diagrams (DDs) are often used in CAD systems for e cient representation and manipulation of Boolean functions. The most popular data structure are Ordered Binary Decision Diagrams (OBDDs) 5 ] that are used in many applications 17, 7] . Nevertheless, some relevant classes of Boolean functions cannot be represented e ciently by OBDDs 6, 18, 2]. As one alternative Ordered Functional Decision Diagrams (OFDDs ) 16] have been introduced and in the meantime they are used in various applications of XOR-based logic synthesis (see e.g. 20, 12] ).
Recently, a new data structure, that is called Ordered Kronecker Functional Decision Diagram (OKFDD), has been presented 11]. OKFDDs are a generalization of OBDDs and OFDDs as well and try to combine the advantages of both representations. The data structure allows to dynamically adapt the representation of a Boolean function to a given problem. Using OKFDDs it is possible to represent functions e ciently that only have exponentially sized OBDD and OFDD representations 1]. But as well-known for OBDDs 5] and OFDDs 2] OKFDDs are also very sensitive to the variable ordering 11, 9] . In addition to the position of a variable in the ordering a socalled decomposition type has to be chosen. Thus, there is a need for ordering heuristics for OKFDDs.
In 9] it has been shown that dynamic variable ordering methods for OBDDs 15, 18] can also be applied to OKFDDs. But in many cases it is important to choose a good starting order to avoid unnecessary sifting operations that are very time consuming.
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In this paper we present heuristics for choosing a good variable ordering and decomposition type. Many of the existing variable ordering heuristics for OBDDs 17, 14, 13] are motivated by the fact, that for tree-like circuits e cient OBDD representations are obtained, if the natural non-interleaving order of variables is used. We show a similar result for OKFDDs representing treelike circuits. Our result gives an answer to a question posed in 8]. There it was conjectured that for arbitrary tree-like circuits including XOR gates no closed form result to predict their OBDD size is possible. In contrast, the upper bound for OKFDDs is also an upper bound for OBDDs. Then we develop methods for variable ordering and decomposition type choice starting from two-level and multi-level circuits. We perform a large set of experiments. With our two-level OKFDD heuristic we obtain better results than all previously published also for OBDDs and OFDDs although it was not designed for these special cases. The multi-level heuristic is based on a fanin heuristic 17] and on interleaving of variables 13]. Additionally, the decomposition type for each variable is determined using the polarity of the paths from all primary inputs to all primary outputs. This polarity is computed by a depth rst search. Results for the combinational parts of some of the ISCAS89 benchmarks 4] are presented. It turns out that (with one exception) the OKFDDs obtained from our heuristic either are signi cantly smaller or at least have about the same size as OBDDs.
II. Kronecker Functional Decision Diagrams
In the following, basic de nitions of Decision Diagrams and OKFDDs in particular are presented.
De nition 1 A Decision Diagram (DD) over X n := fx 1 ; x 2 ; : : :; x n g is a rooted directed acyclic graph G = De nition 2 A DD is free if each variable is encountered at most once on each path in the DD from the root to a terminal vertex. A DD is ordered if it is free and the variables are encountered in the same order on each path in the DD from the root to a terminal vertex.
In the following, letter O will be used to denote ordered DDs.
DDs can be related to Boolean functions by using the following well-known decomposition types (given here for an arbitrary Boolean function f : B n ! B over the vari- < : (f high(v) ) are the functions represented by the OKFDD rooted at low(v) (high(v)). Of course, a KFDD is an OKFDD i the underlying DD is ordered.
A node in an OKFDD is called an S-node if it is expanded by Shannon decomposition -Equation (1). It is called a D-node if it is expanded by Davio decompositions -Equations (2) or (3); the latter being an nD-node and the former a pD-node. According to the decomposition type list, at every node of a xed level i in the KFDD, the same decomposition of type d i is applied. This directly infers that KFDDs are a generalization of BDDs and FDDs: If in all levels only Shannon decomposition is applied, the KFDD will be a BDD. If only Davio decompositions are applied, i.e. d i 2 fpD; nDg for all i, the KFDD will be an FDD. Analogously pFDDs and nFDDs are de ned.
Reductions of three di erent types are used to reduce the size of KFDDs:
Type I: Delete a node v 0 whose label is identical to the label of a node v and whose successors are identical to the successors of v and redirect the edges pointing to v 0 to point to v.
Type S: Delete a node v whose two outgoing edges point to the same node v 0 and connect the incoming edges of v to v 0 .
Type D: Delete a node v whose successor high(v) points to the terminal 0 and connect the incoming edges of the deleted node to low(v).
While each node in a KFDD is a candidate for the application of reduction type I, only S-nodes (D-nodes) are candidates for the application of the reduction type S (type D). A KFDD is reduced i no reductions can be applied to the KFDD. Two KFDDs G 1 and G 2 (with the same DTLs) are called equivalent i G 2 results from G 1 by repeated applications of reductions and inverse reductions. A KFDD G 2 is called the reduction of a KFDD G 1 i G 1 and G 2 are equivalent and G 2 itself is reduced.
From 11], it is known that reductions can be used to de ne canonical representations for not only OBDDs and OFDDs, but also for OKFDDs.
The size of an OKFDD can be further reduced if Complemented Edges (CEs) are used 11]. Then a node represents a function and its complement at the same time.
(The use of CEs implies that the computation of the complement can be performed in constant time.) The representation can be chosen in a way that it further remains canonical. Experiments show that CEs reduce the size of OKFDDs by 10 % on average.
III. Ordering Heuristics
The size of an OKFDDs largely depends on the variable ordering and the chosen DTL 1]:
1. For a given DTL the size of the OKFDD may vary from linear to exponential if the variable ordering is changed. 2. For a given variable ordering the size of the OKFDD may vary from polynomial to exponential if the DTL is changed. Thus the problem to be solved is more di cult than for OBDDs and OpFDDs, since not only a good ordering must be chosen. Additionally a good DTL must be determined.
We rst prove for circuits with a tree-like structure that for each given DTL an e cient OKFDD can be constructed. Then we give heuristics for two-level and multi-level circuits.
A. OKFDDs for Tree-like Circuits
Most often OKFDDs are constructed from the circuit description of a Boolean function. One important subclass are tree-like circuits, i.e. circuits without reconvergencies. A lot of OBDD heuristics use the fact that OBDDs for tree-like circuits have small size, if a good variable ordering is chosen. The variable ordering for treelike circuits is important as the example from 5] has shown, where an exponential gap has been proven for given Boolean functions.
In the following we show that tree-like circuits over basic gates with 2 inputs can also be represented eciently by OKFDDs independent of the chosen decomposition types. For the proof we use OKFDDs without CEs. Obviously, OKFDDs with and without CEs di er in size at most by a factor of 2. Furthermore we will construct OKFDDs with so-called`isolated Davio low-paths':
Let It is easy to see, that OKFDDs with isolated DLPs can be negated by negating the terminal nodes of the complete DLPs and that the property OKFDD with isolated DLPs is not destroyed. In the following we show inductively how this structural property can be maintained during the construction of OKFDDs for tree-like circuits. Proof: We prove the lemma by induction on n, the number of inputs of SK. For each n we construct a small OKFDD with isolated Davio low-paths. For n = 1, the resulting OKFDD clearly has 1 non-terminal nodes.
If n > 1, we may assume that SK consists of two treelike sub-circuits SK f and SK g and a gate, that combines SK f and SK g . SK f (SK g ) realizes the Boolean function f (g) de ned over n f (n g ) variables. (Of course, the variable sets are disjoint and n f + n g = n.) Assume inductively, that F (G) is an OKFDD with isolated Davio low-paths for f (g) with n lg 3 f ( n lg 3 g ) nodes. Without loss of generality n f n g . We have to prove for all binary operations that they can be realized within the bounds given by the lemma and that the structural property of isolated DLPs is maintained.
Let be any of these operations and de ne the variable order for the OKFDD of h = f g to be given as the concatenation of the order for F and the order for G. Consider the root node v of the OKFDD for f g. v is labeled with x i , the rst variable of F. We recursively compute the OKFDDs rooted at low(v) and high(v). Since g is independent of x i , these are OKFDDs for the functions f 0 g and (f 0 g) (f 1 g) : d i = pD f 1 g and (f 0 g) (f 1 g) : d i = nD f 0 g and (f 1 g) : d i = S Replacing by AND, OR and XOR we conclude the following for nodes with type pD:
Similar equations hold for nodes with type nD and S, respectively. We conclude, that the OKFDD H for f g is obtained from the OKFDD for f by replacing some of the terminals by G and some of them by the complement of G.
Using the induction hypothesis we get jHj jFj + 2jGj (Notice, that for the last inequation n g n=2 is essential.) 2
Our result gives an answer to a question posed in 8]. There it was conjectured that for arbitrary tree-like circuits including XOR gates no closed form result to predict their OBDD size is possible. In contrast the upper bound from Lemma 1 for OKFDDs is also an upper bound for OBDDs 1 
.
For general circuits such polynomial upper bounds cannot be given 2]. In the following we present heuristics that in many cases allow the construction of`small' OKFDDs.
B. OKFDDs for Two-level Circuits
Often the circuit description is given as a Sum Of Product expression (SOP). In this paper we present a new ordering heuristic that is also compared to OBDD pla heuristic (benchmark) f Then the variables are sorted in increasing order according to their weights. If there is a tie the variables are ordered as they occur in the benchmark. For S-nodes (Dnodes) this means that the most binate (unate) variables are ordered rst. A sketch of the algorithm is given in Fig. 1 .
As C. OKFDDs for Multi-level Circuits Our heuristic for multi-level circuits rst determines a good variable ordering and afterwards determines the decomposition type for each variable.
The ordering is determined by a fanin heuristic similar to 17]. For each output an ordering is computed. Then the outputs are sorted in decreasing order with respect to the number of cells. If there is a tie the second sorting criterion is the number of inputs on which the output depends. Then the di erent orderings are merged by variable interleaving 13].
For the computation of the decomposition type we rst determine the number of paths pos path i (neg path i ) with positive (negative) polarity from input i to all outputs. This can simply be done by a depth rst search algorithm. For all variables the decomposition type is then determined as follows:
pD : pos path i ? neg paths i 10 nD : neg path i ? pos paths i 10 S : else Thus S-nodes are used, if the number of positive and negative polarity paths only di ers by a small number. The bound 10 has been determined by experimental results. Additionally, experiments have shown that the node types in adjacent levels should not change too often. Thus, alternating decomposition types should be avoided. For this we nally perform an operation that is called smoothing of the node types. The operation works as follows: If both neighbours of a node are of the same type then this node is also set to this type.
Example 2 Let d = (pD; pD; S; S; nD; S) be a DTL.
Then the smoothed DTL d f is given by: d f = (pD; pD; S; S; S; S) A sketch of the algorithm is given in Fig. 2 In this section we present experimental results that conrm the advantage of the heuristics of the previous section in comparison to other approaches. All experiments were carried out on the OKFDD package presented in 10, 9] on an HP 9000/710 workstation with a node limit of 250000 nodes.
A. Two-level Circuits
In a rst series of experiments we compare our two-level heuristic (for k = 0 and k = 0:5) to previously published results for OBDDs 15] (FMK) in Table I and for OFDDs  19] (SKR) in Table II , respectively. The benchmarks were rst optimized using ESPRESSO 3] . in (out) denotes the number of inputs (outputs) of the corresponding benchmark. (The run times for the two-level circuits are not given, since they are smaller than one CPU second for almost all examples.)
Notice that our heuristic is better for all considered benchmarks although it was not designed for this special case.
Finally we, give a comparison how the heuristic works for di erent choices of the parameter k. The results are given in Table III . In the last row the sum over all considered benchmarks is given: For OKFDDs with k = 0:25 we obtain the best results. Thus OKFDDs are superior to OBDDs and OFDDs on average. On the other hand, for speci c examples k = 0 (circuit chkn) or k = 0:5 (circuit add6) might be superior. Thus OKFDDs also allow to construct the graphs with various values of k and to choose the best result. This is especially applicable to small benchmarks, since the time for the construction is neglible.
B. Multi-level Circuits
For the multi-level circuits we consider the combinational parts of some of the ISCAS89 benchmarks 4]. Since e cient OFDD heuristics for multi-level circuits have not been presented we restrict ourselves in the following to a comparison between heuristics for OBDDs and OKFDDs.
For this we consider a fanin heuristic similar to 17] and a heuristic that is based on variable interleaving 13]. The results for the fanin heuristic (column fanin) and the heuristic based on interleaving (column inter) with a comparison to our appraoch are given in Table IV . In the last column the run time of our approach in CPU seconds is given. It is important to mention that although the OBDD and the OKFDD size is equal for some benchmarks the DTLs are always di erent. The experiments show that on average OKFDDs allow smaller representation of the circuits. There is only one example, i.e. cs1423, for which the OKFDD size is signi cantly larger than the OBDD size. In all other cases the size of the OKFDD is either comparable to that of the OBDD or signi cantly smaller, e.g. more than 50 % for cs5378.
V. Conclusions
